The characteristics of gallium arsenide junction field-effect transistors (GaAs JFETs) and the performance of cryogenic readout circuits using GaAs JFETs for two-dimensional far-infrared arrays are evaluated at cryogenic temperature.
INTRODUCTION
In the far-infrared (FIR) wavelengths region, the FIR imaging devices will be planed for instruments that will be used in future space astronomical satellite missions, such as the Japanese HIT/Lu mission scheduled for launch in 2010', and for non-destructive imaging inspection of various objects. A gallium-doped germanium (Ge:Ga) photoconductor, which is the most sensitive detector in the FIR region between 60 and 200 tm, and a bolometer used for wavelengths longer than 200 tm are utilized as detector elements for FIR imaging devices. These FIR detectors are usually operated below 4 K to obtain high sensitivit and to decrease the dark currents. Thus, them readout electronics must also work at cryogenic temperature. Therefore, cryoethc field-effect transistors (FETs) are critical elements to building the FIR imaging device system. Cryogenic FETs must satisfy the following requirements: (1) Since the FIR detectors are usually used below liquidhelium temperature, FETs must operate at the same temperature as the detectors. ( 2) The low-frequency noise voltage of FETs is smaller than that of FIR detectors. Therefore, it is necessary for imaging arrays using Ge:Ga photoconductors at operating temperature to have a noise voltage below 1 tV/Hz" at 1 Hz. (3) High input impedance and small-input capacitance are required for making cryogenic readout circuits. (4) In order to prevent the detector arrays from becoming warm, cryogenic FETs need to operate with low power dissipation. This is especially important for space applications in which the volume ofthe refrigerants that can be carried is limited and the cooling power of mechanical coolers is restricted.
As a result of investigations into the performance of several types of FETs at cryogenic temperature2, silicon MOSFETs and GaAs JFETs are presently being used for the cryogenic readout. In particular, these investigations have led to advancements in the development of cryogenic readouts with Si MOS-FETs, which can be applied to the existing Si CMOS technology. They have already been used in the ISO mission3 and, moreover, will be adopted to the far-infrared detector U'-• - Developments in cryogenic readout electronics using GaAs WETs have also been advanced by several
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Measurements have indicated that GaAs JFETs have good static characteristics and low noise performance at cryogenic temperature. A CRL group has also developed GaAs JFETs for far-infrared imaging devices using unstressed and stressed Ge:Ga photoconductors over the past several years' '. In this paper, we describe the characteristics of n-type GaAs JFETs and show experimental results for several types ofcryogenic circuits with GaAs JFETs at cryogenic temperature.
DC AND NOISE CHARACTERISTICS
The n-channel GaAs WETs of D-modes and E-modes were fabricated by the SONY Corporation. To investigate the dependence of their DC and noise performance on their gate size, we tested them with gate sizes ranging in gate width from 2 to 200 tm and in gate lengths from 0.5 to 200 j.tm. The reduction of low-frequency noise is important because cryogenic readout circuits for infrared detectors are typically operated in frequency ranges below 1 MHz. A I/f-noise component is generally dominant in the low-frequency noise of JFETs. The 1/f-noise noise voltage is inversely proportional to the gate area of JFETs2'2. However, the dependence on the V0 and V0 of the I/f-noise is not clear. Therefore, we systematically investigated the relationships between the 1/fnoise component and the charactenstics of GaAs JFETs (VDS. V0. and gate size). Dominant 1/f-noise components were observed for all measured noise spectra of GaAs JFETs. At several measured conditions, Lorentz-shaped generation-recombination (g-r) noise components were superimposed on a 1/f-noise spectrum in the low frequency region. In those cases, we extracted the 1/f-noise components from the measured noise spectra. In our previous paper", we made the mistake of converting the measured noise voltage to the input-referred noise voltage at low ,. Thus, we re-evaluate the noise characteristics of the GaAs JFETs at clyogenic temperature. The typical input-referred noise voltages are shown in Table 1 . The data was measured in the Vds from 0.1 to 2.0 V, and in the V0s from 0,2 to 0.6 V. In the saturation region of the GaAs JFET (VDS> 1 V), the power density of noise voltage is inversely proportional to the gate area. This result is consistent with the findings of Kirschrnan et al2'2. The coefficient of the inverse correlation, K (= si,, * frequency * gate area), is about 2000 .iV2jim2 for V0> 1.0 V. On the other hand, in the ohmic region for V < 0.5V, the noise power density of voltage noise does not change with the gate area, and greatly varies depending on VDS and V0 conditions. For 1/f-noise in semiconductor materials, an experimental law was deduced by Hooge'3: S, /12 = a /f N, where S, is the spectral density of the current noise that is determined to be S, = gm2 S, f is the frequency, N is the total number of free carriers contributing to the generation of 1/f-noise, and aH is the Hooge parameter which is assumed to be constant.
Assuming that the GaAs JFET has a homogeneous electric field in a homogeneous channel, the number of free carriers in the channel is estimated to be N = Lg2 l05/qj.iV0, where Lg is the gate length, q is the electron charge, and p. is the carrier mobility. Figure 3 plots the S/I2 against the number of free carriers, which was calculated using device parameters.
Here, we take the mobility of the carriers to be the Hall mobility of p. = l.5x103 cm2/Vs, which is estimated by the Hall measurements of GaAs samples having the same structure as GaAs JFETs at 4.2 K. An inverse correlation is clearly observed in the saturation region at V0 > 1 V, which is shown in the figure 3. From this correlation, we obtain the Hooge parameter of the GaAs JFET as cLH =4xl05 at 4.2 K.
It is suggested that 1/f-noise is the fluctuation in the mobility of carriers with a 1/f spectrum'4. The dependence of Hooge parameters on the carriers mobility was also measured'4'5, and it was found that the mobility is due to several different mechanisms resulting from the earner interactions. Two scattering mechanisms, phonon scattering and Impurity scattering, were the main contributors to the mobility. At cryogenic temperature, impurity scattering tends to be the main reason for the carrier scattering. Although the contribution of the phonon scattering to the Hooge parameter was estimated by the Ziel model'6, that estimate at 4.2 K is much smaller than that obtained by our measurements for GaAs In the ohmic region of the JFETs, however, the results shown in figure 3 are not consistent with the Hooge law.
Detailed analysis is necessary to consider the influence of series resistance on the channel of the GaAs JFET, the uncertainty surrounding the estimation of the total number of carriers, and the change in Hooge parameter with bias voltages.
PERFORMANCE OF CRYOGENIC DUAL JFETS
Dual FETs are important in a wide range of precision applications used to amplify the voltage difference between two input signals. They are often used as the differential amplifier of readout circuits for infrared detectors because they can subtract weak signals detected by the detectors from contaminated common-mode noise. For this application, they need to have a high Common Mode Rejection Ratio (CMRR), which is the ratio of response for normal-mode signals to that for commonmode signals, and small differential voltage in the case of two of the same input voltages at cryogenic temperature. 
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We fabricated the monolithic n-channel GaAs JFET Duals using the same technique used for discrete GaAs JFETs. Figure 4 shows a photograph of the dual GaAs WET pair with a gate size of Wit = 5Opni/2Otm. The DC characteristics and noise performance at 300 and 4.2 K are consistent with those found previously for discrete GaAs JFETs. Figure 5 indicates the measurement circuits of the CMRR and the residual output voltage of dual GaAs JFETs. The source resistance is exactly 100 ica The CMRR of the circuit was about 90 dB. In the measurements, the CMRR is determined by CMRR 20 log VDG / IVGS1 _ VGs2I, where VDQ is the drain-gate voltage, and VGSI and VGS2 are the gate-source voltages of each GaAs JFET.
The results for each drain-gate voltage are shown in Figure 6 . The marks indicate the different drain-gate voltages, where VDG 0.5, 1 .0, 2.0, and 3.0 V. The CMRR of the dual GaAs JFETs with Wit 5Ojtm/2Otm at 4.2 K is about 40 dB under small power dissipation (< 10 tW). Under ordinary power condition (about 100 tW), it was found to be more than 60 dB. The differential output voltages were small less than 15 mV at 4.2 K in the range of 'DS = 10-100 iA.
The differential output voltages are generally the same as those of the dual Si JFET at room temperature. Moreover, it was found that the change in the CMRR and offset voltages between 300 and 4.2 K was very small. Therefore, we conclude that the dual GaAs JFETs are beneficial because of their high CMRR and low offset voltage of output signals at cryogenic temperature. We plan to broaden the applications of the dual JFETs for the readout of the single infrared detector to include such elements as an impedance transfer circuit for TIA and an input circuit for a cryogenic operational amplifier.
READOUT FOR FIR ARRAY
To test the fabrication of a cryogenic operational amplifier for CTIA readout, a source-follower-per-detector (SFD) circuit using GaAs JFETs was fabricated on a chip. In addition, chips for a 20 x 3 channel SFD readout using GaAs JFETs, which has a format similar to that of the Si MOS-FET readout of FIR instruments on the Japanese Astro-F satellite6, were also manufactured for use in the building of a system for a Ge:Ga FIR photoconductor two-dimensional direct hybrid array'7"8. A photograph is presented in Figure 7 . We are currently evaluating fundamental performance and making various tests of these readouts at 4.2 K. Preliminary results from these measurements show that the SFD circuits perform well.
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